BACKGROUND OF THE INVENTION

Field of the Invention

5

10

15

20

25

The present invention relates to testing of I/O pins by utilizing an Alternating Current (AC) I/O loop back testing in a source synchronous mode.

Description of the Related Art

As the technology for manufacturing integrated circuits advances, more logic functions are included in a single integrated circuit device or a system on a chip (SoC). Modern integrated circuit (IC) devices include large numbers of gates on a single semiconductor chip, with these gates interconnected so as to perform multiple and complex functions. The fabrication of an IC incorporating such Very Large Scale Integration (VLSI) must be error free, as any manufacturing defect may prevent the IC from performing all of the functions that an IC or SoC is designed to perform. Such demands require verification of the design of the IC or SoC and also various types of electrical testing after the IC or SoC is manufactured.

However, as the complexity of the ICs and SoCs increase, so does the cost and complexity of verifying and electrically testing the individual IC or multiple ICs in a system for a SoC. Testing, manufacturing costs and design complexity increase dramatically because of the increasing number of functional pins on the integrated devices and SoC. With the increased number of I/O pins on each integrated device or system, the complexity and cost of testing each I/O pin has increased.

Verifying the functionality of an IC is typically accomplished by placing the IC on a tester that includes a tester channel for each I/O pin on the IC. Subsequently, each

20

25

5 I/O buffer coupled to an I/O pin is tested for functionality, timing, performance, etc.
However, there are often problems associated with testing an IC in this manner. One problem is that testing each I/O pin on an IC is time consuming and often expensive due to test equipment costs. Another problem is that the speed of the test equipment is typically not fast enough to keep pace with the IC. Moreover, existing test equipment is not capable of testing high-speed source synchronous systems.

In order to solve the problems of exclusively using a tester to test an IC, several contemporary testing schemes use the IC to assist in the testing. This process is commonly referred to as an I/O loopback test. I/O loopback tests are typically carried out by providing data from a functional logic block (or FLB) within the IC (e.g., a microprocessor), and driving the data out through the output component of each I/O buffer. Subsequently, the data is driven back through the input component of the I/O buffer to the FLB in order to verify if correct data has been received or not. Consequently, the IC verifies whether the input and output components of each I/O buffer is functioning properly.

The problem with conventional I/O loopback tests, however, is data is driven on a rising edge of a clock and strobe on a falling edge of the clock. Thus, the setup and hold margins are calculated based on the trailing edge of the data. As depicted in Figs 1 and 2, the loopback circuitry allows a strobe clock to be shifted (delayed) by one data clock cycle. Typically, the strobe and data pads can not use the same clock and are designed with excessive skew budget. Likewise, the delay lines consist of a large number of

5 devices while each strobe clock utilizes their own delay line. Furthermore, in die variation from one delay line to another may cause measurement errors. Thus, present A/C I/O loopback testing that utilizes distributed delay pads results in inconsistencies due to large skew budgets, measurement errors and increased manufacturing cost since the strobe and data pads utilize different clock paths.

10

10

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

Subject matter is particularly pointed out and distinctly claimed in the concluding portion of the specification. The claimed subject matter, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

- Figs. 1 and 2 illustrate the prior art.
- Fig. 3 illustrates a method for a timing diagram as utilized by an embodiment.
- Figs. 4A and 4B illustrate a method for a timing diagram as utilized by an 15 embodiment.
 - Fig. 5 illustrates a circuit for a varying duty cycle clock generation as utilized by the embodiment depicted in either Fig 3 or Figs. 4A and 4B or both.
 - Fig 6 is a timing diagram as utilized by an embodiment that was described in connection with Fig. 5.
- 20 Fig. 7 illustrates a circuit utilized in an embodiment.
 - Fig. 8 illustrates a circuit utilized in the embodiment described in connection with Fig. 7.

25

15

20

25

5 DETAILED DESCRIPTION OF THE INVENTION

A method and system for efficient clock generation within an integrated device or SoC are described. In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention.

An area of current technological development relates to reducing test complexity and cost. As previously described, DFT methods facilitate the testing of ICs and SoCs. However, A/C I/O loopback testing is not as efficient and accurate as needed because of the increased cost of separate clock paths for data and strobes and in die variation due to separate delay lines. In contrast, the claimed subject matter facilitates a method and apparatus that incorporates utilizing the same clock for data and strobe and utilizing a single delay line will decrease manufacturing cost, eliminates in die variation with respect to delay lines and reduces skew between data and clock. Also, the claimed subject matter facilitates measuring the setup and hold times based on a leading edge of the data and eliminates the need for delaying the strobe clocks. Thus, the claimed subject matter eliminates the need for delay cells in the strobe pads and decreases I/O clock skew, and results in higher data transfer rates. Furthermore, the improved accuracy reduces guard band for I/O and allows for supporting higher I/O frequencies In contrast, the prior art depicted in Figs. 1 and 2 measured the setup and hold times based on a trailing edge of the data.

The claimed subject matter facilitates detecting failures by pulling (moving in) the strobe edge in predetermined decrements by changing the duty cycle of the clock. In

15

20

2.5

is functioning properly.

5 contrast, the prior art would push (delay) the strobe clock by utilizing delay cells. In one embodiment, the circuitry and methods depicted in the following figs. are incorporated within a processor that may be utilized in a variety of applications, such as, a personal digital assistant (PDA), cell phone, internet tablet, or computer.

Fig. 3 illustrates a method for a timing diagram as utilized by an embodiment. In one aspect, the method facilitates utilizing a clock for both the data and strobe to measure a setup and hold time for a plurality of input/output pads or pins for a test mode of operation. In the same embodiment, the test mode of operation is an AC I/O Loopback test mode of operation.

As described earlier, this test mode of operation utilizes detection of failures based on adjusting the strobe clock. As previously described, the AC I/O loopback test is typically carried out by providing data from a functional logic block (or FLB) within the IC (e.g., a microprocessor), and driving the data out through the output component of each I/O buffer. Subsequently, the data is driven back through the input component of the I/O buffer to the FLB in order to verify to that the correct data has been received.

Consequently, the IC verifies whether the input and output components of each I/O buffer

Labels 302 and 304 depict a similar clock for both the data and strobe. In contrast, the prior art utilized separate clocks for the data and strobe. Also, the setup and hold times are calculated based on pulling in (moving in) the strobe clock (304) in predetermined decrements up to a single phase for one embodiment. For example, the decrements may be 120 picoseconds. However, the claimed subject matter is not limited to 120 picosecond decrements. The claimed subject matter supports various decrement

20

25

5 value because the decrement value may differ based on the application and clock speed.

Therefore, the strobe falling edge is adjusted by changing the duty cycle of the clock, instead of delaying the clock. Consequently, the failures are depicted by label 310 to indicate the characteristic setup and hold times of a plurality of input/output pins.

Therefore, the claimed subject matter utilizes the same clock for both data and strobe and allows for central control and eliminates the need for delay cells in the destination pads.

Therefore, the claimed subject matter results in decreased die size and decreased power consumption because of eliminating the need for delay cells. In contrast, the prior art utilized distributed control that required delay cells in all destination pads.

As previously described for one embodiment, the strobe falling edge is moved in up to a single phase. However, this embodiment may also allow for inverting the clock after moving in the strobe edge for an entire single phase and the duty cycle is changed in predetermined values toward 50%, which is discussed in connection with Figs. 4A and 4B. Alternatively, in another embodiment, the strobe falling edge is moved in up to a value of a single phase with no other clock or duty cycle changes.

Figs. 4A and 4B illustrate a method for a timing diagram as utilized by an embodiment. As previously described, the figures depict an embodiment that may be utilized with the embodiment described in connection with Fig. 3 to allow for inverting the clock after moving in the strobe edge for an entire single phase and the duty cycle is changed in predetermined values toward 50%. For example, the inverted clock holds the strobe edge constant and pushes (delays) the data edge.

Fig. 4A depicts the ability to pull the strobe in despite the pulling in of the strobe edge up to a value of a single phase of the clock. Label 402 depicts the strobe position

20

25

after pulling it in for a single phase of the clock. Labels 406 and 408 depict the data driving edge and strobe driving edge, respectively. Furthermore, label 404 depicts the clock wave when the strobe edge has already been pulled in for a value of a single phase of the clock. The fail window 410 depicts the range of failures. Thus, in one embodiment, the entire fail window can not be detected even when the strobe has been pulled in for an entire single phase of the clock.

Fig. 4B depicts the clock being inverted and pushing out (delaying) the data to detect the entire fail window while holding the strobe is at a fixed position. In one embodiment, the strobe is at a fixed position that is pulled in a value of a single phase clock. The data is pushed out by pushing out the rising edge of the clock, as depicted by clock labels 412, 414, 416, and 418. Also, the strobe driving edge 420 remains constant while the data driving edge 422 changes for each clock label 412, 414, 416, and 418. Thus, in one embodiment, the entire fail window is detected.

Fig. 5 illustrates a circuit for a varying duty cycle clock generation as utilized by the embodiment depicted in either Fig. 3 or Figs. 4A and 4B or both. For example, the circuit allows for pulling in the strobe (as depicted in connection with Figs. 3 and 4A) and delaying (pushing out) the data rising edge as depicted in Fig. 4B.

The circuit receives an input of a clock for a plurality of Input/Output pins or pads. In one embodiment, the clock has a duty cycle of 50% and is referenced by a name of IOPLLCIk. In a normal mode of operation of the integrated device or system, the IOPLLCIk is passed through an AND gate 502. Meanwhile, a multiplexer 504 selects VCC during a normal mode of operation and a resulting output of the AND gate 502 is

15

20

25

5 Data-clk. Consequently, the Data-clk is substantially similar to the IOPLLClk during normal mode of operation.

In contrast, during a test mode of operation, such as, I/O Loopback mode, the duty cycle of the Data-clk is varied based at least in part on the Multiplexer 504. For example, a plurality of delay elements 506 (B.C.D.E.Fand G) are controlled by a control unit 508. Furthermore, the control unit receives an input from the phase detector 520 based at least in part on the IOPLLCIk and the delayed clock thru the final delay element G. As IOPLLClk is inverted by an inverter A, the plurality of delayed versions (outputs of B,C,D,E,F and G) of the inverted IOPLLClk is tapped and forwarded to the Multiplexer 504. The plurality of delayed versions are further illustrated in connection with Fig. 6. In one embodiment, the multiplexer responds to a predetermined bit pattern from a scan chain. Also, the phase detector and control logic supervise and insure that the output from the delay chain is one phase of the IOPLLClk by modulating the delay of each of the plurality of delay elements. Thus, based on the multiplexer select, one of the plurality of delayed versions of the inverted IOPLLClk is forwarded to the AND Gate 502. Consequently, the Data-clk is then inverted and forwarded to another multiplexer 512. The multiplexer 512 select is based on a signal, stb pull, which is a logic high during the pulling in of the strobe, "strobe pull". Consequently, the multiplexer 512 forwards the Data-clk while the strobe pull is active. Otherwise, the multiplexer 512 forwards the inverted version of Data-clk. Subsequently, the Data-clk is forwarded to the input/output pads and is used to generate the data/strobe clock.

Fig. 6 is a timing diagram as utilized by an embodiment that was described in connection with Fig. 5. The timing diagram depicts the delay line and generation of a

20

25

5 non-50% duty cycle data clock as described in connection with the circuit of Fig. 5.
Label A depicts the inverted IOPLLClk. Label B depicts the output of delay element B of Fig. 5; Label C depicts the output of delay element C of Fig. 5; Label D depicts the output of delay element D of Fig. 5; Label E depicts the output of delay element E of Fig. 5; Label F depicts the output of delay element F of Fig. 5; and Label G depicts the output of delay element G of Fig. 5.

Fig. 7 is a circuit of an embodiment. The circuit may be utilized with the previous embodiments depicted in the previous figures to improve measurement accuracy. For example, measurement accuracy could be compromised because the data and strobe edge did not line up when the strobe edge was pulled in by a clock cycle. Thus, there could be a measurement inaccuracy of a single delay cell. Fig. 7 improves the measurement accuracy by a plurality of multiplexers 712, 704, and 706. An output of multiplexer 706 is for generating a strobe clock, while the other two multiplexers are for generating a data clock. The multiplexers receive the clock, Data-clk generated by Fig. 5, at one input of a logic 0 select port. The multiplexers 704 and 712 only receive one input. In contrast, multiplexer 706 receives a single delayed version of the Data-clk from delay cell 708 and the mux select is enabled by whether the data is being delayed (Push data, which was described in connection with Fig. 4B).

The operation of Fig. 7 depends on whether the strobe pull is active or whether the data push is active. For example, the multiplexer 706 forwards the non-delayed version of the Data-clk (logic 0 port) during strobe pull because the Push data multiplexer select has a value of logic 0. In contrast, the multiplexer 706 forwards the delayed version of the Data-clk (logic 1 port) during push data (moving the rising edge of data)

5 because the Push data multiplexer select has a value of logic 1. Thus, Fig. 7 facilitates the clock generation at the data and strobe drivers to be synchronized (lined up) for the rising of the data clock and falling of the strobe clock).

Fig. 8 depicts the entire circuit of the embodiment described in connection with Fig. 7 by combining the circuits of Fig. 5 and 7. Alternatively, in another embodiment, Fig. 5 is only utilized without the circuitry of Fig. 7.